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1. INTRODUCTION 
1 
The earliest electronic computing engines arose as a byproduct of the Manhattan Project in 
World War II. Broadly speaking, their purpose was to compute numerical solutions to 
second order partial differential equations arising in connection with the design of the 
atomic bomb. The machines consisted of primitive logical and memory components like 
electromagnetic relays and mercury delay lines, which where wired up so as to have the 
complex perform the desired computation. The architecture reflected the type of algorithm to 
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be perfor1ned, i.e., the solution of the mentioned equations by numerical grid methods. 
Such algorithms suggest parallel or pipelined execution, and that is exactly the type of 
architecture of those first computers [3]. Only at the present time, in the middle eighties, 
have we come full circle and see such special purpose architectures again in the pipelined 
and systolic algorithms frozen in the silicon hardware of chips. Once more, the shift is 
away from sequential thinking in the form of line-by-line programs of imperative or other 
nat:ure, and to representing algorithms in structures of space and time. 
A:f-ter the Manhattan Project had been fulfilled, computer designers quickly progressed to 
the idea of automating all types of computational tasks. Rather· than stooping to the chore 
o:f rewiring a new complex for every new task which came along, the idea arose of letting 
the computer take over that job as well. Thus, the idea of a general purpose computer entered 
the scene. It so happened that mathematicians like H.H. Goldstine, J. von Neumann and 
A.W. Burks were well aware of A.M. Turing's brilliant 1936 paper [9] in which he 
described an architecture for just such a hypothetical machine: 
'"Computing is normally done by writing certain symbols on paper. We may suppose this paper to 
be divided into squares like a child's arithmetic book. In elementary arithmetic the two-dimensional 
character of the paper is sometimes used. But such use is always avoidable, and I think that it will 
be agreed that the two-dimensional character of paper is no essential of computation. I assume then 
that: the computation is carried out on one-dimensional paper, i.e., on a tape divided into squares. I 
also suppose that the number of symbols which may be printed is finite." 
•<The behaviour of the [human] computer at any moment is determined by the symbols he is 
observing, and his 'state of mind' at that moment. We may suppose that there is a bound B to the 
nu111.ber of symbols or squares which the computer can observe at one moment. If he wishes to 
observe more, he must use successive observations. We will also suppose that the number of states of 
mind which need be taken into account is finite." 
•"VVe suppose [above J that the computation is carried out on a tape; but we avoid introducing the 
''sta.t:e of mind'' by considering a more physical and definitive counterpart of it. It is always possible 
!or the computer to break off from his work, to go away and forget all about it, and later to come 
back and go on with it. If he does this he must leave a note of instructions (written in some standard 
for1 •~) explaining how the work is to be continued. This note is the counterpart of ''the state of 
mind.'' We will suppose that the computer works in such a desultory manner that he never does 
more than one step and write the next note. Thus the state of progress of the computation at any 
stage is completely determined by the note of instructions and the symbols on the tape. That is, the 
state of the system may be described by a single expression (sequence of symbols), consisting of the 
syrnbols on the tape followed by 6. (which we suppose not to appear elsewhere) and then by the note 
of" instructions. This expression may be called the "state formula.'' We know that the state formula at 
any given stage is determined by the state formula before the last step was made, and we assume 
that: the relation of these two formulae is expressible in the functional calculus. In other words, we 
assurne that there is an axiom A which expresses the rules governing the behaviour of the computer, 
in t:errns of the relation of the state formula at any stage to the state formula at the preceding stage. 
If this is so, we can constrnct a machine to write down the successive state formulae, and hence to 
cor-:npute the required number.'' 
Grasping the implied architectural concept, and improving it according to the leeway 
provided by physical law, Burks, Goldstine and von Neumann in 1946 wrote a memoran-
duz-rL ( 1] which shaped the architecture of electronic computers for the next forty years. This 
1n.ernorandum was preceded by the famous 'First Draft' [8], where we can clearly distin-
guish the serial mode of operation of the modern computer, i.e., one instruction at a time is 
inspected and then executed. This is in sharp distinction to the parallel operation of the 
earlier ENIAC computer in which many things where simulta11eously being performed. To 
, 
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abandon all parallelism was not thought of as detrimental to performance, since the poten-
tial speed of the electronic techniques was judged to be fast enough. Complainants about 
the 'von Neumann' bottleneck (explained below), inherent in the stored program sequential 
computer as we know it, should realize that the conceptual advantage of tl1is scheme is 
what made possible the giant strides of progress: if cars had become so much cheaper as 
computing power has, a car would cost less than 1 dollar. 
Turing's analysis of the process of computation as the sequential execution of a sequence 
of operations is so natural, that it seems as if Euclid in designing one of the earliest known 
algorithms (for computing the greatest common divisor) must have had such an architec-
ture in mind. Now it so happens, that in sequential computation we can ignore many phy-
sical details of the underlying computer system in analysing the computational complexity 
of some program. Each operation essentially consists of a sequence of ''fetch from 
memory,'' ''execute operation on one or more operands in t11e Central Processing Unit'' and 
''store in memory." The CPU operations can be thought of - when viewed from sufficient 
distance - as essentially finite automata transitions which transform input obtained by a 
bounded number of ''fetch from memory'' operations (say 2) into output in the form of 
''store in memory'' operations (say 1 ). In the usual setup, a memory register has a fixed 
length (say 48 bits) and both the memory accesses and CPU operations take a fixed time 
(say, at most X). Therefore, a sequence of n operations takes in between nX and 4nX time. 
Forgetting about the X and the small constants like 4, it is usual to say that n operations 
take n 'time.' Note, here 'time' means number of steps. Similarly, it is assumed that all 
objects manipulated fit in a single memory location. Moreover, that each object is 'random 
accessible,' that is, each object can be accessed as fast as any other. This is referred to as 
the 'unit cost measure.' 
This scheme is sometimes refined to take into account that some items being manipulated 
do not fit in a 48 bit register - as for instance the l 23rd Mersenne prime. It is then cus-
tomary to charge the cost of manipulating the item as being linear in its length, both in 
terms of storage and in te1·111s of time for execution of an operation. This is referred to as the 
'logarithmic cost measure.' It is clear, that this time cost measure is only a lower bound, 
since the actual operations performed on the items when they are chopped up, often 
requires more than time linear in the length of the items. For instance, while logarithmic 
cost may be reasonable for addition, it is not reasonable for multiplication. 
A further refinement may be made for objects not held in 'random access' memory, but 
on disk or mass storage devices such as tapes. There an operation on an object may involve 
swapping pieces of the object back and forth from disk to random access memory, thus 
incurring a time overhead which may be orders of magnitudes greater than the time spent 
on manipulating in the CPU and random access memory. Think about the sorting or 
merging of huge data files. The logarithmic cost measure tries to take such an overhead 
into account by charging as the cost of a memory access also the length of the memory 
address. As in the case of the registers, this can be only a very crude lower bound on the 
actual cost. We thus distinguish a memory hierarchy, where the access times of objects 
stored at different levels differs orders of magnitudes. 
While the physical aspects of computing devices can thus be fairly well accounted for, the 
basic unit of time a transaction takes does not vary too wildly within each level we have 
distinguished. It is therefore more or less justified to forget about the details and talk only 
about the number of operations at each level of the memory hierarchy. As we will see, in 
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the realm of nonsequential computation reality can not be ignored to such an extent. 
Since in current computers the time of a basic operation in the CPU is generally far 
lower than that of memory accesses, most computations are memory bound, i.e., the time 
spent in accessing various levels in the memory hierarchy completely dominates the compu-
tation time. This is popularly called the 'von Neumann' bottleneck. Are the prospects any 
brighter in the coming era of nonsequential computation? 
2. SPACE 
In many areas of the theory of parallel computation we meet tree structured devices or 
• 
computations. · 
(1). For instance, 'parallel random access machines (PRAM's)' can at each point in their 
computation spawn a cot1ple of offspring PRAM's to perform some subcomputations. 
Broadly speaking, we can therefore imagine the computation as a binary tree of proces-
sors. The 'time' the compt1tation takes is then linearly related to the depth of the tree. 
(2). In [5] this idea is translated into terms of 'very large integrated circuits.' In Chapter 8 
the authors show a bold picture of a complete binary tree, and explain that such a tree 
with processors in each node, is capable of solving NP-complete problems like the 
'traveling salesman problem' in linear time. This, on the grounds that the processor at 
the root can send a copy of the problem instance to each of the leaves, and each of the 
leaves can try one candidate solution. A simple scheme can guarantee that each leaf 
tries a different solution, each solution is tried by some leaf, and all an.<Jwers are per-
colated upwards to the root. If positive answers win over negative ones in the fan in, 
the answer the root receives is a solution if there is one and 'no solution' if there is 
none. 
(3). One of the currently flourishing parts of the theory of parallel computation is 'NC-
computation.' A problem is in 'Nick's Class' if it can be solved in poly logarithmic 'time' 
using a polynomial number of processors. Here, 'time' means the length of the longest 
chain of causally related steps. 
All of the above models may say something about the parallelizability of algorithms for 
certain problems. This often takes the form of distributing copies of the entire problem 
instance, or pieces of the problem instance, among an exponential number of processors in 
a linear number of steps. Or, as in NC, among a polynomial number of processors in a 
polylogarithmic number of steps. The way a problem instance can be divided and partial 
answers put together may give genuine insight into its parallelizability. However, it can not 
give a reduction from an asymptotic exponential time best algorithm in the sequential case 
to an asymptotic polynomial time algorithm in arry parallel case. At least, if by 'time' we 
mean time. This can be seen easily as follows. If the parallel algorithm uses 2n processing 
elements, regardless of whether the computational model assumes bounded fan-in and fan-
out or not, it can not run in time polynomial in n, because physical space has us in its 
tyranny. Viz., if we use 2n processing elements of, say, unit size each, then the tightest they 
can be packed is in a 3-dimensional sphere of volume 2n. No unit in the sphere can be 
closer to all other units than a distance of radius R, 
1/3 3·2n R= 
47T 
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v1odulo a major advance in physics, it is impossible to transport signals over 2an (a>O) 
listance in polynomial p (n) time. In fact, the assumption of the bounded speed of light 
uggests that the lower time bound on a'!Y computation using 2n processing elements is 
t(2n / 3 ) outright. Or, for the case of NC computations which use na processors, a>O, the 
ower bound on the computation time is Q(na/ 3 ). 
The situation is worse than it appears on the face of it. Consider an architecture such as 
he binary n-cube. This is the network in which the nodes are identified by n-bit names, 
tnd there is a communication edge between two nodes if their identifiers differ in a single 
)it. Call this graph C = ( V,E). Let C be embedded in 3-dimensional Euclidean space, and 
et each node have unit volume. Let x be any node of C. There are at most 2n / 8 nodes 
vithin Euclidean distance R / 2 of x, where R is as above. Then, there are 
;;::;7.2n / 8 nodes at Euclidean distance ~R / 2 from x. 
R 
- ...... 
----
--
Construct a spanning tree Tx of in C of depth ~n with node x as the root. The average 
Euclidean length of a path from the root in Tx is ~7R / 16, and therefore the average 
Euclidean length of an embedded edge in a path from the root in 1'x is ~ 7 R / 16n. This 
:loes not give a lower bound on the average Euclidean length of an edge in Tx. However, 
using the symmetry of the binary n-cube we can establish that the average Euclidean length 
::>f the edges in the 3-space embedding of C is ~7R / 16n. We can prove this as follows. 
(The hasty reader may skip the proof by proceeding to the second column on the next 
page.) 
Proof. Denote a node a in C by a n-bit string a 1a2 • · · an, and an edge (a, b) between 
nodes a and b differing in the ith bit by: 
"' a = a 1 • • · a; - 1 a;ai + 1 
]'his means that an edge has two representations. Now we can express a set I of iso-
morphic mappings of C to itself by ( 1) a cyclic permutation of the representation of nodes 
and edges, followed by (2) complementation of the bits of the representations in a given 
pattern. I .e .• the isomorphism (j, c 1c2 • • • en) EI maps the above edge a to 
"' b = bj+I · · 'bi-lbibi+l · ·' bnbl . . . b . J 
-
with b1 ==a; if ci = 0 and bi = ai ( = complement a1) if c; = 1. 
-~ 
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Consider the ensemble S of spanning trees of C, each tree isomorphic with Tx above, con-
sisting of the n2n trees i(Tx) to which Tx is mapped by the n211 distinct isomorphisms i in I. 
For each edge e in Tx and each edge e' of C there are two distinct isomorphisms i 1 and i 2 
in I such that i 1 ( e) = i 2 ( e) = e'. The a\1erage Euclidean length of a path from the root in 
each tree i(T,)ES (i EI) is ;:;:.7R / 16, so the average Euclidean length of a path from the 
root taken over all trees i ( Tx) ES ( i E [) is ~ 7 R / 16 as well. Let the Euclidean length of 
an edge e in the 3-space embedding of C be l (e ). Then, for each edge e of Tx: 
.L:J(i(e)) = 2 .L: l(e) 
iEl e EE 
That is, each edge in the embedded C occurs twice as the same edge of the canonical tree 
T_" in the form of the corresponding isomorphic edge in some tree in S. Therefore, the aver-
age Euclidean length of the edges in trees in S, which correspond to a single particular 
edge of Tx, equals the average Euclidean length of an edge in E. Let P be a path from the 
root in Tx consisting of IP I <:;;;n edges. Then, the average sum of the Euclidean lengths of 
the edges in a path i (P) from the root in all trees i ( Tx) ( i EI) equals I P ! times the aver-
age Euclidean edge length in E: 
2"! 2:l(i(e)) = 2\P I 2: l(e) 
eEPiE! eEE 
Consequently, the average Euclidean edge length in E equals the average Euclidean length 
of an edge in a path P from the root in a tree in S, and is therefore ~ 7 R / I 6n: 
2:: l(e) 
eEE 
nzn-1 
2: 2:l(i(e)) 
~ eEPiE! 
n2"1PI PET, 
;:;:. 7 R 
16n • 
Since there are n 211 / 2 edges in the binary n-cube, this sums up to an amazing total wire 
length 2"! El(e) needed in the Euclidean 3-dimensional embedding of C of 
eE 
2: t(e) ;:;:. 
eEE 
3 
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Many network topologies are afflicted with this problem: n-dimensional cube networks, 
fast Fourier networks, butterfly networks, shuffle-exchange networks, cube-connected cycles 
networks, and so on. In fact, the arguments seem to hold for networks with a small diame-
ter which satisfy certain symmetry requirements. An example of a network with small diam-
eter which is not symmetric in this sense is the tree. The fact that 7 / 8th of all paths from 
the root in a complete tree would have Euclidean length ~R / 2 in a 3-space embedding 
do not imply that the average Euclidean length of an embedded edge of the tree is larger 
than a constant. This is borne out by the familiar H-tree layout [5] where the average edge 
length .is less than 3 or 4. However, in the recently investigated 'fat tree' architectures the 
wire length will dominate again. In a complete binary fat tree of depth n and root at level 
i. 
- ~ 
i 
' 
7 
0, a node at level i + 1 is connected to a node at level i by a 'bundle' of 2n - i edges. Then, 
trivially, the average Euclidean length of an edge in a path from the root equals the aver-
age Euclidean length of an edge in the fat tree, leading to the result above. 
Note. Deriving the result about the total necessary wire length for embedding the binary 
n-cube, we did not make arry assumptions about the volume of a wire of unit length, or the 
way they are embedded in space, as is usual [10]. It is consistent with the derived results 
that wires have zero volume, and that infinitely many wires can pass through a unit 2-
dimensional area. Such assumptions invalidate the arguments used elsewhere. In contrast 
with other investigations, the goal here is to derive lower bounds on the total wire length 
irrespective of the ratio between the volume of a unit length wire and the volume of a pro-
cessing element. The lower bound on the total wire length above is independent of this 
ratio, which changes with different technologies or granularity of computing components. 
Iterating the above reasoning, but now adding the volume of the wires to the volume of 
the nodes, the greatest lower bound on the volume necessary to embed the binary n-cube 
converges to a particular solution in between a total volume of Q(24n I 3 ) and a total 
volume of, say, 0(22n) if we charge a constant fraction of the unit volume for a unit wire 
length. The lower bound Q(24n 13 ) ignores the fact that the added volume of the wires 
pushes the nodes further apart, thus necessitating longer wires again. The 0(22n) upper 
bound holds under the assumption that wires of all lengths have the same volume per unit 
length (not more than a constant fraction of the unit volume of a node). In a later section 
I show that the latter assumption cannot always be made. 
These surprising facts are a theoretical prelude to many wiring problems currently starting 
to plague computer designers and chip designers alike. Formerly, a wire had magical pro-
perties of transmitting data 'instantly' from one place to another (or better, to many other 
places). A wire did not take room, did not dissipate heat, and did not cost anything - at 
least, not enough to worry about. This was the situation when the number of wires was low, 
somewhere in the hundreds. Current designs use many millions of wires (on chip), or possi-
bly billions of wires (on wafers). In a computation of parallel nature, most of the time seems 
to be spent on communication - transporting signals over wires. Thus, thinking that the van 
Neumann bottleneck has been conquered by nonsequential computation, we are unaware 
that the Non-von Neumann bottleneck is still waiting. The following innominate quote 
covers this matter admirably: 
''Without me they fly they think; But when they fly I am the wings." 
Another effect which becomes increasingly important is that most of the room in the dev-
ice executing the computation is taken up by the wires. Under very conservative estimates 
that the unit length of a wire has a volume whicl1 is a constant fraction of that of a com-
ponent it connects, we can see above that in 3-dimensional layouts for binary n-cubes, or 
for the other fast permutation networks, the volume of the 2n components performing the 
actual computation operations is an asymptotic fastly vanishing fraction of the volume of 
the wires needed for communication: 
volume computing components E 
0 
( 2-n /3) 
volume communication wires 
Today it seems that a partial solution to this problem can be found in optical communi-
cation, either wireless by means of lasers/infrared light or by using virtually unlimited 
bandwidth glass fiber. But beware, even while Nature is not malicious, she is subtle. 
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3. TIME 
It is useful to distinguish between distributed computation and distributed control. Whereas the 
former is concerned with the distributed solution of problems for which there also exist 
sequential algorithms, the latter is concerned with problems which make no sense in terms 
of sequential computation. Examples of the former are parallel algorithms for matrix mul-
tiplication, fast Fourier transform, shortest path, matching. Examples of the latter are 
methods for mutual exclusion and nameserver [7], distributed spanning tree, clock syn-
chronization algorithms, Byzantine agreement, leader election, symmetry breaking. In dis-
tributed control the notion of time plays an all-important role. 
As large multiprocessor systems communicating by message passing start to be actually 
constructed, and on a geographically grander scale very large computer networks, syn-
chronization problems connected with the operation of such complexes are bound to 
become acute. Another problem which gets crucial for very large computer complexes is 
the number of message passes. Without efficient congestion control the system will be 
swamped by communication messages effectively blocking throughput. 
To fix thoughts, the networks we consider are point-to-point (store-and-foi:ward) com-
munication networks described by an undirected communication graph, with the set of 
nodes representing the processors of the network, and the set of links representing bidirec-
tional noninterfering communication channels between them. No common men1ory is 
shared by the node-processors. Each node processes messages received from its neighbors, 
performs local computations on messages and sends messages to neighbors. All these actions 
take a finite time. All messages have a finite length according to the finite amount of infor-
mation they carry. Each message sent by a node to its neighbor arrives there in a finite 
time. A message pass consists of the sending of a message from one node to one of its direct 
neighbors. In order to make the cost measure meaningful, when we express the complexity 
of some algorithm in the number of message passes, we want to exclude unrealistically long 
messages. One choice is to allow messages of size O(log n ), where n is the number of nodes 
in the network. The time complexity of a distributed algorithm should obviously be the size 
of the interval between the beginning and the end of the algorithm. As yet there seems to 
be no completely satisfactory general method to compute this cost constructively, given the 
algorithm, for the many types of distributed algorithms which are known. However, this is 
only one of many problems associated with the concept of time in distributed systems. 
Here we focus on problems resulting from lack of synchronization. These can be dealt 
with using 'partially ordered' time, as in [4], or by constructing algorithms that can deal 
with unlimited asynchrony. The latter algorithms can surely deal with any environment in 
which there is knowledge about processor speed and message delivery time. Unlimited asyn-
chronous models have been thoroughly investigated, as have purely synchronous models. 
Physical systems are usually somewhere in between: they are neither purely synchronous 
nor unlimited asynchronous. It is therefore an interesting exercise to develop algorithms 
that do not use knowledge about the relative progress of time in the system, yet perfo1·r11 
superior under realistic conditions about time. The usual logically time-independent algo-
rithms do not assume anything about the rate at which time flows in different locations. 
This is unnecessarily harsh with respect to many problems arising in the real world. Clock 
drift in systems happens with a certain smoothness, since abrupt changes are rare in nature. 
It seems to be worthwhile to investigate robust algorithms such that: 
--------------------- -
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• the algorithms remain correct and terminate under any behavior of time in the system, 
• using time, the algorithms are yet logically time-independent, only their efficiency 
depends on the behavior of time, 
•with increasing synchronous well-behaved time in the system the performance of the algo-
rithm improves ever faster, 
• if the asynchrony of the system is known then the algorithm performs as well as in the 
synchronous case, 
• under practical assumptions about clock speeds these algorithms use less message passes 
than is possible by any other known methods for the problems they solve in asynchronous 
systems, 
• the limitation on unlimited asynchrony such algorithms require is but a minor one which 
is generally satisfied and which we term ''Archimedean asynchronicity''. 
Now, in asynchronous distributed systems each processor has its own clock. Although 
these clocks may not be synchronized, and the clocks may not indicate the same time, there 
should be some proportion between the clock rates. That is, if an interval of time has 
passed on the clock for processor A, a proportional period of time has passed on the clock for 
processor B. 
Definition. A distributed system is Archimedean from time t 1 to time t 2 if the ratio of the 
time intervals between the ticks of the clocks of any pair of processors, and the ratio 
between the communication delay between any adjacent pair of processors and the time 
interval between the ticks of the clock of any processor, is bounded by a fixed integer dur-
ing the time interval from t 1 to t 2 • (This ratio need not be bounded a priori, nor need it 
be known to the p1ocessors concerned.) 
That is, in asynchronous networks the magnitudes of elapsed time should satisfy the 
axiom of Archimedes. The axiom of Archimedes holds for a set of magnitudes if, for any 
pair a, b of such magnitudes, there is a multiple na which exceeds b for some natural 
number n. It is called Archi'medes' axiom* possibly due to an application in obtaining large 
numbers in The Sand-Reckoner. 
We assume that the magnitudes of elapsed time, as measured, for instance, by local 
clocks amongst different processors or by the clock of the same processor at different times, 
as well as the magnitudes consisting of communication delays between the sending and 
receiving of messages, as measured, for instance, in absolute physical time, all together con-
sidered as a set of magnitudes of the same kind, satisfy the Archimedean axiom. In physical 
reality it is always possible to replace a magnitude of elapsed time, of any clock or com-
munication delay, by a corresponding magnitude of elapsed absolute physical time, thus 
obtaining magnitudes of the same kind. We assume a global absolute time to calibrate the 
individual clocks; using relative time by having the clocks send messages to one another 
yields the same effect - for the purposes at hand. If we do not restrict ourselves, so to speak, 
to Archimedean distributed systems, then the processors in the system may not have any 
* In Sphere and Cylinder and QJ;adrature ef the Parabola Archimedes formulates the postulate as follows. "The 
larger of two lines, areas or solids exceeds the smaller in such a way that the difference, added to itself, can 
exceed any given individual of the type to which the two mutually compared magnitudes belong''. The ax-
iom appears earlier as Definition 4 in Book 5 of Euclid's Elements. 
l 
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sense of time. Or, they have clocks which keep purely subjective time, so that the unit time 
span of each processor is unrelated to that of another. That is, the set of time units is non-
Archimedean if the length of every time unit is not less than a finite multiple of that of any 
other in the absolute global time scale. Or, the communication delays have no finite ratio 
among themselves or with respect to subjective processor clocks. As a consequence: 
-Any process, pausing indefinitely long with respect to the time-scale of the others, between 
events like the receiving and passing of a message, and also any unbounded communication 
delay, effectively aborts activities such as an election in progress. A process can never be 
sure that it is the only one which considers itself elected. 
-Without physical time and clocks there is no way to distinguish a failed process from one 
just pausing between events. 
-A user or a process can tell that a system has crashed only because he has been waiting 
too long for a response. 
Distributed systems in the sense of physical!J distributed computer networks communicate 
by sending signed messages and setting timers, or equivalent devices. If an acknowledge-
ment of safe receipt by the proper addressee is not received by the sender before the timer 
goes off, the sender sends out a new copy of the message and sets a corresponding timer. 
This process is repeated until either a proper acknowledgement is received or the sender 
concludes that the message cannot be communicated due to failures. Thus, clocks and 
timeouts are necessary attributes of real distributed systems and non-Archimedean time in 
the system is intolerable outright. Whereas unlimited asynchrony would prevent a system 
from functioning properly, pure synchrony in a system cannot exist: the clocks of distinct 
processors drift apart in both indicated time and running speed and have to be resynchron-
ized by algorithms running in Archimedean time as defined above. 
We may call this concept of algorithms using physical time, instead of being oblivious to 
physical time, one of time-driven algorithms. The use of such algorithms would be in the area 
of distributed control in synchronous or asynchronous systems. Some problems necessarily 
have time-driven algorithms, while the algorithms for other problems may or may not be 
time-driven. For example, in algorithms for clock synchronization and distributed spanning 
tree and distributed elections, the former are time-driven by cause of their very subject 
matter, while the latter may be time-driven by design or not be time-driven at all. The 
primary goal of an investigation into the feasibility of such algorithms in [11, 12] was to 
demonstrate the existence of competitive time-driven algorithms with the desirable proper-
ties as mentioned. These algorithms where superior in terms of message passes. More 
significantly, they performed better than allowed by known lower bounds on the number of 
message passes required in asynchronous networks. Unfortunately, they where quite unreal-
istic in terms of running time. Nonetheless, we expect that genuinely more efficient algo-
rithms than the unlimited asynchronous ones exist, in between the pure synchronous and 
unlimited asynchronous ones. 
4. PHYSICS 
Apart from space and time, nature intrudes obstrusively in nonsequential 
the form of physics. We give an example from the field of VLSI taken from 
• • 
computatJ.on in 
[ 13]. 
In current chips, synchronization requirements slow down the computation to a clocked 
switching time, which is in the order of the delay in the longest wire. As the minimal 
feature width continues to decrease into the submicron range, this delay governs overall 
.· ... 
··~ 
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performance more and more. In order to obtain very high speed integration, one way to go is 
to obtain a propagation delay logarithmic in the length of the wire, as in (5 J. Electronic 
considerations show [6] that all wires then need to have the same ratio between width and 
length, that is, the same aspect ratio. Below we derive this fact, and show some of the conse-
quences. 
4.1. Electronics 
Analysis of signal propagation delay in wires on chip requires different models in different 
cases: transmission line, distributed RC and lumped RC. However, the dominating factor 
on a densely packed chip is that a wire is not alone, but surrounded by other \Vires. This 
fact leads to the following analysis [6, 13J. 
The time it takes a minimum transistor to drive a wire of length L, width W and thick-
ness H can be estimated as follows. The wire is assumed to have distance D1 to neighbour-
ing layers and Dw to other wires in the same layer. If W 0 is the minimal width of a wire in 
the current technology, then the minimal transistor, consisting of a wire crossing, occupies 
area U7fi. The total time T to drive a wire is approximated by: 
(1) 
where R1 is the resistance of the minimum transistor, R11 , the resistance of the wire and Cw 
• • its capacitance. 
------
L 
H 
w 
Therefore, the total time T can be thought of as the sum of the time Td needed to drive a 
zero resistance wire of capacitance Cw, and the time Rw Cw needed to transport the 
appropriate charge from a zero resistance source. Roughly, Td is the time needed to tran-
sport the necessary charge through the bottleneck consisting of the switch (the minimal 
transistor), and RwCw is the time needed to distribute the charge appropriately over the 
wire w. Since the resistance of a wire is proportional to its length and inversely propor-
tional to its cross section we have: 
L 
Rw = Pw WH (2) 
where Pw is the resistivity of the considered wire material. The capacitance of a wire is 
inversely proportional to the distance of its neighbouring wires and layers, and proportional 
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to the area of the side facing that neighbouring layer or wire: 
H W 
Cw = 2Ew L { D + D ) 
w I 
(3) 
where Ew is a proportional constant consisting of the product of the permitivity of free space 
and the dielectric constant of the insulating material (usually Si02 ). Thus, 
L 2 H W 
Rw Cw = 2Pw Ew WH ( Dw + D1 ) . (4) 
This suggests a signal propagation time quadratic in L. However, the resistance Re of the 
minimum transistor dominates in (1) for the magnitudes of L under consideration (smaller 
than, say, 1 foot). We can decrease that term by fitting a larger driver transistor to the 
wire. This transistor, in its turn, mu.<>t be driven by the minimal transistor. Iterating this 
scheme, cf [5 }, we obtain a sequence of transistors, of which each next one is a factor a 
larger than the preceding one. The final transistor in the sequence should be large enough 
to drive the wire in a sufficiently short time. (We can think of this scheme as a sequence of 
switches where each switch serves to switch the next larger switch, and the largest switch in 
the sequence controls the large channel through which the charge is transported to the 
wire. Although the time to actually pass the appropriate charge from source to wire can be 
made smaller by fitting a larger final driver transistor to the sequence, there seems no way 
to get rid of the time needed to switch all transistors in between the smallest transistor and 
the largest one.) The time to drive a driver with capacitance C 2 by a driver with smaller 
capacitance C 1 is given by [5J: 
(5) 
where T is the time it takes a minimal transistor to charge the gate of another minimal 
transistor. If C, is the capacitance of the minimal transistor then for a ramp of r drivers: 
r = 
Cw 
log!X cl (6) 
taking Td = r 7 a time to charge the wire if it had no resistance. The capacitance of the 
minimum transistor is given by 
(7) 
where Do is the thickness of the gate insulator and E1 is the product of the permitivity of 
free space and the dielectric constant of the gate insulator. Thus we can drive a zero resis-
tance wire of capacitance Cw through a sequence of r drivers for fixed a in time: 
• (8) 
>From (1), (4) and (8) we obtain an expression for T=Td+CwRw. In [6] it was 
observed that by keeping the derivatives, with respect to L, of the two terms Td and CwRw 
balanced: 
a'.7 
Llna (9) 
T grows logarithmic in L. Viz., by assumption of equality (10) we obtain: 
ar 
Ina 
In ewDoL H W --( + ) 
e1 U7a Dw D1 +1 
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According to (9) we obtain logarithmic signal propagation delay by, all other things being 
equal, 
L 2( 1 +--1-) 
WDw HD1 
= constant (10) 
rather than by just keeping L 2 proportional to WH as in [6]. Keeping the interwire dis-
tance proportional to the wire width, and the interlayer distance proportional to the wire 
height, we observe that if W, Hand L are kept in proportion a logarithmic propagation 
delay is attained. (Note that we cannot reach this effect by keeping the wire width the 
same but using very 'tall' wires or vice versa.) The aspect ratio of a wire is the quotient of its 
width and length. To obtain a logarithmic signal propagation delay we thus need the fixed 
constant aspect ratio following from (9) and (10) for all wires in the layout. In designing 
such a high speed layout we therefore need to install drivers to drive the long wires and to 
design all wires with a constant aspect ratio a >0. Therefore, a wire of length L in such a 
layout has area aL 2 • The area taken by the driver is linear in the length of the wire [6]: 
the minimal transistor occupies area W5, the next driver area aw'8, and so on for logaL 
tern1s for an L-length wire. The total driver area for an L-length wire becomes 
J/Vfi(L-1)/(a-1). This area is required at the lowest silicon layer of the chip; the long 
interconnect wires are executed in the upper metal layers. 
The effect of having all wires in the layout with the same constant aspect ratio spells 
disaster for circuits which necessarily have many long wires. This holds for trees, but more 
so for fast permutation networks. However, let us look what happens for natural wire length 
distributions. 
4 .2. Wire Length Distributions 
Let f: !'\! _,.I\/, connected with a VLSI layout, be a wire length distribution function which 
yields the number f ( i) of wires of length i in the design. 
Every VLSI layout must have a constant bounded fan-in and fan-out of wires for the 
components (transistors). If the chip area is A, then a reasonable assumption is that the 
maximal wire length on a chip does not exceed 
Lmax = VA · 
Consequently, the amount of wires in the layout is given by 
vA 
#wires = 2,f(i) . 
i =I 
(11) 
(12) 
To achieve logarithmic propagation delay we can estimate and bound the layout area 
occupied by the fattened wires as follows. Let C be the amount of area of the layout occu-
pied by non-wire components such as transistors. Assuming that C is also the order of magni-
tude of the number of basic components like transistors or logic gates in the circuit we can 
reason as follows. Since the wires only serve to connect components we have 
C E O(#wires) in a connected layout. The components are assumed to have at most a 
{ : 
<o:·"i 
,,,.. 
~;~;: 
\e'.;; 
~}:1 
~ .. ,' 
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limited t connections to attach wires, which we suppose to account also for the fan-in and 
fan-out of the interconnect wires. Therefore C E O(#wires) and consequent!)" 
C E E>(#wires). Since we are primarily interested in orders of magnitude in the sequel, we 
are justified to use C interchangeably for the amount of area occupied by the non-wire 
components, the number of non-wire components and the number of wires. The maximal 
area occupied by the wires (and interwire distances) under (10) is bounded by the available 
area: 
-vA ~f(i)ai2 ~A -C , (13) 
i ;:::; 1 
where a is the constant quotient of width and length (the aspect ratio) of the connect wires as 
required b)' (10). Using a simple theoretical argument and an experimental study of actual 
layouts [2] develops the following wire length distribution relationship: 
f (i) = lci-i\ J (1 ~i ~Lmax) and 
f(i)~O (i>Lmax) 
(14) 
for a normalization constant c yet to be chosen. Here Lmax is a constant related to the size of 
the array (rectangular chip) and the adequacy of the placement; and A is a constant 
characteristic of the logic. Equation (14) is derived using ''Rent's Rule'' which states that 
the average numbe1· of tem1inals per complex of C elements (in units, modules, cards, gates 
etc.) is tCP, where t is the number of connections per individual element and p is the Rent 
constant characteristic of the logic complex. The analysis goes by dividing a square array of 
cells into 4 equal square arrays recursively down until the individual areas are the indivi-
dual elements of the original logic. On each level of the i·ecursion the number of connec-
tions crossing boundary lines is detennined using Rent's rule. This shows that A~ 3-2p. 
In [2] experimental results are given for some actual layouts placed using a hierarchical 
placement program: layouts for high-speed logic where p was found to be 0. 7 5 and a layout 
for a hand calculator chip with p = 0.59. Let furthermore the network be connected, so the 
maximal amount of area units C available to place the components is not greater than the 
number of wires plus 1. 
Considering just the wire length distribution while leaving free the actual circuit topology, 
placement and routing in the layouts, attaining a logarithmic signal propagation delay by 
changing constant wire width to constant aspect ratio for all wires in a layout can carry a 
surprisingly severe penalty. This follows immediately from (11), (12), (13) and (14), and is 
expressed by the theorem below. The (simple) analysis of this fact, and the proof of the 
Theorem, are relegated to the Appendix. 
Theorem. Let the original lqyout area be A and the original amount ef wires in the layout be C. For 
the wire length distribution f ( i) = l ci - l J far 1 ~ i ~ VA and f ( i) ~ 0 far i > VA, the change 
from constant wire width to wires with a constant aspect ratio has the fallowing effect. 
(i) Keeping f and C the sameJ the area has to increase from A to exp(Q(VA)). 
(ii)Keeping f and A the sameJ the number of wires (c.q. components) has to decrease .from C to 
O(logC). 
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(iii)Keeping A and C the same, the wire length distribution has to change to f(i) = lc'i-(2+() J for 
some small t:>O (I-s:;i-s:; VA). 
We observe that in case (i) of the Theorem the wires get so long that the logarithmic pro-
pagation delay turns out to yield about the same absolute time delay as in the original 
wires. In case (ii) of the Theorem matters are probably as bad because the bit capacity of 
the chip has been logarithmically reduced. Finally, in case (iii) of the Theorem the subject 
circuit topology may not have a layout with the required wire length distribution. 
It therefore appears that only circuits for which there are layouts with wire length distri-
butions with relative large A, will profit from this scheme for logarithmic signal propagation 
delay. 
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Appendix 
>From (13) and (14) we can estimate the maximal figure for the normalization constant c. For 
X#=3: 
and for i\ = 3, 
(A-C)(3-i\) 
a(A(3-A)/2_1) , 
2(A -C) 
a log A • 
Consequently, for A:i=l & A.*3 by (12): 
and for A.=3, 
For.:\.=1, 
VA 
c ~ ~f(i) ~ 
(A -C)(3-A.)(A(l-,\)/ 2 -l) 
a (1-A.) (A c3-,\J/ 2 -1) i = l 
c ;::::;:;: (A -C)(A -1) 
aA log A 
VA A-C 
C ~ ~f(i) ~ A ) log A 
i=l a( -1 
• 
(Note: for A< 1 we obtain c < 1, resulting in J ( i)::::: 0 also for small i, and C a small constant.) 
(15a) 
(15b) 
(16a) 
(16b) 
(16c) 
For comparison we give an analogous analysis under the constant wire width assumption. Then 
equations (11) - (12) stay the same but equation (13) beco1nes 
VA 
~f(i) i ~A -C . (17) 
i =I 
Thus, forf(i) = Lci-AJ (lo:;;;io:;;;VA) andf(i)~O (i>VA) and with A, C and c as above we 
obtain the following relations. For A= 1: 
c~ 
A -C 
Y.4-1 
(A -C)logA 
2(Y.4 -1) • 
For A*l & A.=;i:2: 
For A.=2: 
c ~ (2-,\)(A -C) 
A (2-t..)/2 -1 
C ~ (2-A.)(A-C)(A(l-,\)/ 2 -1) 
(l-/\)(A(2-X)/2_1) . 
c ~ 2(A -C) 
log A 
c ~ 2(A -C)(YA -1) 
VAlogA · 
(Note: for A<O we obtain c <l.) For i\>0 we have C E Q(VA). Thus: 
(18) 
(19) 
(20) 
Proof of Theorem. Since we assume the circuit to be connected we have A > A - C > A / 2 in 
the various equations. We also assume A >> 1. 
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(i) Equate expression (18) for C with expression (16c) for C, with A' substituted for A in the latter. 
This yields log A' E Q(VA). 
(ii)Substitute C' for C in eql1ation (18) and express C' in terms of C by eliminating A from the 
resulting equation and (16c). 
(iii)Equate expression (18) for C with expression (16a) for C (expressions (16b) and (16c) contradict 
(18)). The terms (A -C) on both sides cancel each other. Solving A yields A= 2+t(A, a)> 2 
with €(A, a)--?0 for A--?oo and a constant. Every distribution with exponent equal or larger 
than this A suffices. e 
